Mottaqiallah Taouil

PostDoc at the Computer Engineering Group of the Faculty of Engineering, Mathematics and Computer Science (EEMCS/EWI), Delft University of Technology.

Projects

I work in the 3DIM3 project.

Research

Publications Mottaqiallah Taouil

Please note: This page contains links to PostScript files of articles that may be covered by copyright. You may browse the articles at your convenience. (In the same spirit as you may read a journal or a proceeding article in a public library). Retrieving, copying, or distributing these files, however, may violate the copyright protection law. We recommend that the user abides international law in accessing this article list.

    2017

  1. J. Yu, R. Nane, I. Ashraf, M. Taouil, S. Hamdioui, H. Corporaal, K.L.M. Bertels, Skeleton-based Synthesis Flow for Computation-In-Memory Architectures (October 2017), IEEE Transactions on Emerging Topics in Computing, volume PP, issue 99, Pre-publish [Journal Paper]
  2. D.H.P. Kraak, M. Taouil, I.O. Agbo, S. Hamdioui, P Weckx, S. Cosemans, F. Catthoor, Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads (October 2017), IEEE Transactions On Very Large Scale Integration (VLSI) Systems (TVLSI) [Journal Paper]
  3. L. Xie, H.A. Du Nguyen, J. Yu, A. Kaichouhi, M. Taouil, S. Hamdioui, Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing (July 2017), IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2017), 3-5 July 2017, Bochum, Germany [Conference Proceedings]
  4. H.A. Du Nguyen, L. Xie, M. Taouil, R. Nane, S. Hamdioui, K.L.M. Bertels, On the Implementation of Computation-in-Memory Parallel Adder (May 2017), IEEE Transactions On Very Large Scale Integration (VLSI) Systems (TVLSI) [Journal Paper]
  5. I.O. Agbo, M. Taouil, D.H.P. Kraak, S. Hamdioui, H. Kukner, P Weckx, P. Raghavan, F. Catthoor, Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier (April 2017), IEEE Transactions On Very Large Scale Integration (VLSI) Systems (TVLSI) , volume 25, issue 4 [Journal Paper]
  6. E. I. Vatajelu, P. Prinetto, M. Taouil, S. Hamdioui, Challenges and Solutions in Emerging Memory Testing (April 2017), IEEE Transactions on Emerging Topics in Computing [Journal Paper]
  7. H.A. Du Nguyen, L. Xie, J. Yu, M. Taouil, S. Hamdioui, Interconnect Networks for Resistive Computing Architectures (April 2017), 12th International Conference on Design &Technology of Integrated Systems in Nanoscale Era (DTIS 2017), 4-6 April 2017, Palma de Mallorca, Spain [Conference Paper]
  8. L. Xie, H.A. Du Nguyen, M. Taouil, S. Hamdioui, K.L.M. Bertels, A Mapping Methodology of Boolean Logic Circuits on Memristor Crossbar (April 2017), IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) [Journal Paper]
  9. L. Xie, H.A. Du Nguyen, J. Yu, M. Taouil, S. Hamdioui, On the Robustness of Memristor Based Logic Gates (April 2017), IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2017), 19-21 April 2017, Dresden, Germany [Conference Proceedings]
  10. D.H.P. Kraak, I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, F. Catthoor, W Dehaene, Mitigation of sense amplifier degradation using input switching1647_mitigation_of_sense_amplifier_degradation_using_input_switc.pdf (March 2017), Design, Automation and Test in Europe (DATE 2017), 27-31 March 2017, Lausanne, Switzerland [Conference Paper]
  11. 2016

  12. L. Xie, H.A. Du Nguyen, M. Taouil, S. Hamdioui, K.L.M. Bertels, M Alfailakawi, Non-Volatile Look-up Table Based FPGA Implementations1604_nonvolatile_lookup_table_based_fpga_implementations.pdf (December 2016), 11th IEEE International Design & Test Symposium (IDT 2016), 18-20 December 2016, Hammamet, Tunisia [Conference Proceedings]
  13. D.H.P. Kraak, I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, F. Catthoor, W Dehaene, On Mitigating Sense Amplifier Offset Voltage Degradation1590_on_mitigating_sense_amplifier_offset_voltage_degradation.pdf (November 2016), First IEEE International Workshop on Automotive Reliability & Test (ART Workshop 2016), 17-18 November 2016, Fort Worth, USA [Conference Paper]
  14. H.A. Du Nguyen, L. Xie, M. Taouil, S. Hamdioui, K.L.M. Bertels, CIM Architecture Communication Schemes (September 2016), The First International Workshop on In-Memory and In-Storage Computing with Emerging Technologies (IMISCET 2016), 11 September 2016, Haifa, Israel [Conference Paper]
  15. S. Hamdioui, M. Taouil, H.A. Du Nguyen, M.A.B. Haron, L. Xie, K.L.M. Bertels, CIMx: Computation in-Memory Architecture Based on Resistive Devices (August 2016), 15th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2016), 23-25 August 2016, Dresden, Germany [Conference Paper]
  16. H.A. Du Nguyen, L. Xie, M. Taouil, S. Hamdioui, K.L.M. Bertels, Synthesizing HDL to memristor technology: A generic framework (July 2016), IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2016), 18-20 July 2016, Beijing, China [Conference Paper]
  17. M.A.B. Haron, J. Yu, R. Nane, M. Taouil, S. Hamdioui, K.L.M. Bertels, Parallel Matrix Multiplication on Memristor-Based Computation-in-Memory Architecture1550_parallel_matrix_multiplication_on_memristorbased_computati.pdf (July 2016), International Conference on High Performance Computing & Simulation (HPCS 2016), 18-22 July 2016, Innsbruck, Austria, Outstanding Paper Runner-up Award [Conference Paper]
  18. I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, P. Raghavan, F. Catthoor, W Dehaene, Quantification of Sense Amplifier Offset Voltage Degradation due to Zero- and Run-time Variability1543_quantification_of_sense_amplifier_offset_voltage_degradatio.pdf (July 2016), IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016), 11-13 July 2016, Pittsburgh, U.S.A., Best Paper Award [Conference Proceedings]
  19. I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, F. Catthoor, W Dehaene, Read Path Degradation Analysis in SRAM1540_read_path_degradation_analysis_in_sram.pdf (May 2016), IEEE European Test Symposium (ETS 2016), 24-27 May 2016, Amsterdam, The Netherlands [Conference Proceedings]
  20. L. Xie, H.A. Du Nguyen, M. Taouil, S. Hamdioui, K.L.M. Bertels, Boolean Logic Gate Exploration for Memristor Crossbar (April 2016), 11th International Conference on Design &Technology of Integrated Systems in Nanoscale Era (DTIS 2016), 12-14 april 2016, Istanbul, Turkey [Conference Proceedings]
  21. I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, P. Raghavan, F. Catthoor, Comparative BTI Analysis for Various Sense Amplifier Designs1532_comparative_bti_analysis_for_various_sense_amplifier_design.pdf (April 2016), IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2016), 20-22 April 2016, Košice, Slovakia [Conference Proceedings]
  22. H.A. Du Nguyen, L. Xie, M. Taouil, S. Hamdioui, K.L.M. Bertels, CIM Based Parallel Adder Implementations and Evaluations (January 2016), Workshop on Memristor Technology, Design, Automation and Computing (MemTDAC 2016), 20 January 2016, Prague, Czech republic [Conference Paper]
  23. 2015

  24. I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, F. Catthoor, BTI Analysis of SRAM Write Driver1521_bti_analysis_of_sram_write_driver.pdf (December 2015), 10th IEEE International Design & Test Symposium (IDT 2015), 14-16 December 2015, Dead Sea, Jordan [Conference Proceedings]
  25. I. Ashraf, M. Taouil, K.L.M. Bertels, Memory Profiling for Intra-Application Data-Communication Quantification: A Survey1515_memory_profiling_for_intraapplication_datacommunication_q.pdf (December 2015), 10th IEEE International Design & Test Symposium (IDT 2015), 14-16 December 2015, Dead Sea, Jordan [Conference Paper]
  26. I.O. Agbo, M. Taouil, S. Hamdioui, P Weckx, S. Cosemans, P. Raghavan, F. Catthoor, W Dehaene, Comparative BTI Impact for SRAM Cell and Sense Amplifier Designs1516_comparative_bti_impact_for_sram_cell_and_sense_amplifier_de.pdf (November 2015), MEDIAN Finale - Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN 2015), 10-11 November 2015, Tallinn, Estonia [Conference Proceedings]
  27. S. Hamdioui, M. Taouil, H.A. Du Nguyen, M.A.B. Haron, L. Xie, K.L.M. Bertels, Memristor: The Enabler of Computation-in-Memory Architecture for Big-Data (November 2015), International Conference on Memristive Systems (MEMRISYS 2015), 8 - 10 November 2015, Paphos, Cyprus [Conference Proceedings]
  28. L. Xie, H.A. Du Nguyen, M. Taouil, S. Hamdioui, K.L.M. Bertels, Fast Boolean Logic Mapped on Memristor Crossbar1505_fast_boolean_logic_mapped_on_memristor_crossbar.pdf (October 2015), 33rd IEEE International Conference on Computer Design (ICCD 2015), 18-21 October 2015, New York, USA, Best Paper Award [Conference Paper]
  29. L. Xie, H.A. Du Nguyen, M. Taouil, S. Hamdioui, K.L.M. Bertels, Interconnect Networks for Memristor Crossbar (July 2015), IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 15), 8-10 July 2015, Boston, USA [Conference Proceedings]
  30. H.A. Du Nguyen, L. Xie, R. Nane, M. Taouil, S. Hamdioui, K.L.M. Bertels, Computation-In-Memory Based Parallel Adder1497_computationinmemory_based_parallel_adder.pdf (July 2015), IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 15), 8-10 July 2015, Boston, USA [Conference Paper]
  31. M. Taouil, S. Hamdioui, E.J. Marinissen, Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching (June 2015), ACM Transactions on Design Automation of Electronic Systems (TODAES) , volume 20, issue 2 [Journal Paper]
  32. Y Sfikas, Y Tsiatouhas, M. Taouil, S. Hamdioui, On Resistive Open Defect Detection in DRAMs: The Charge Accumulation Effect (May 2015), 20th IEEE European Test Symposium (ETS 2015), 25-29 May 2015, Cluj-Napoca, Romania [Conference Proceedings]
  33. M. Taouil, M. Masadeh, S. Hamdioui, E.J. Marinissen, Post-Bond Interconnect Test and Diagnosis for 3D Memory Stacked on Logic (May 2015), IEEE Transactions on Computers (TC) , issue 99 [Journal Paper]
  34. I.O. Agbo, M. Taouil, S. Hamdioui, H. Kukner, P Weckx, P. Raghavan, F. Catthoor, Integral Impact of BTI and Voltage Temperature Variation on SRAM Sense Amplifier1483_integral_impact_of_bti_and_voltage_temperature_variation_on.pdf (April 2015), IEEE VLSI Test Symposium (VTS 2015), 27-29 April 2015, Napa, USA [Conference Proceedings]
  35. I.O. Agbo, M. Taouil, S. Hamdioui, S. Cosemans, P Weckx, P. Raghavan, F. Catthoor, Comparative Analysis of R-D and Atomistic Trap-Based BTI models on SRAM Sense Amplifier1482_comparative_analysis_of_rd_and_atomistic_trapbased_bti_mo.pdf (April 2015), Design and Technology of Integrated Systems in the Nanoscale Era (DTIS 2015), 21-23 April 2015, Naples, Italy, Best Paper Award [Conference Proceedings]
  36. I.O. Agbo, M. Taouil, S. Hamdioui, H. Kukner, P Weckx, P. Raghavan, F. Catthoor, BTI Analysis for High Performance and Low power SRAM Sense Amplifier1461_bti_analysis_for_high_performance_and_low_power_sram_sense.pdf (March 2015), 4th Workshop On Manufacturable and Dependable Multicore Architectures (MEDIAN 2015), 13 March 2015, Grenoble, France [Conference Paper]
  37. S. Hamdioui, L. Xie, H.A. Du Nguyen, M. Taouil, K.L.M. Bertels, Memristor Based Computation-in-Memory Architecture for Data-Intensive Applications1476_memristor_based_computationinmemory_architecture_for_data.pdf (March 2015), 18th Design, Automation & Test in Europe conference (DATE 2015), 9-13 March 2015, Grenoble, France [Conference Paper]
  38. S. Hamdioui, M. Taouil, N.Z.B. Haron, Testing Open Defects in Memristor-Based Memories1409_testing_open_defects_in_memristorbased_memories.pdf (January 2015), IEEE Transactions on Computers (TC) , volume 64, issue 1 [Journal Paper]
  39. 2014

  40. E.J. Marinissen, B de Wachter, K Smith, J Kiesewetter, M. Taouil, S. Hamdioui, Direct Probing on Large-Array Fine-Pitch Micro-Bumps of a Wide-I/O Logic-Memory Interface. (October 2014), International Test Conference (ITC 2014), 21-23 October 2014, Seattle, USA [Conference Proceedings]
  41. I.O. Agbo, M. Taouil, S. Hamdioui, H. Kukner, P. Raghavan, F. Catthoor, Impact of BTI on SRAM Sense Amplifier in the Presence of Temperature and Process Variation1453_impact_of_bti_on_sram_sense_amplifier_in_the_presence_of_te.pdf (September 2014), Joint MEDIAN–TRUDEVICE Open Forum, 30 September 2014, Amsterdam, The Netherlands [Conference Proceedings]
  42. M. Taouil, Yield and Cost Analysis for 3D Stacked ICs (September 2014), , (Cum Laude) [Phd Thesis]
  43. M. Taouil, S. Hamdioui, E.J. Marinissen, S Bhawmik, Quality versus Cost Analysis for 3D Stacked ICs (April 2014), 32nd IEEE VLSI Test Symposium (VTS 2014), 13-17 April 2014, Napa, USA [Conference Proceedings]
  44. M. Taouil, M. Masadeh, S. Hamdioui, E.J. Marinissen, Interconnect Test for 3D Stacked Memory-on-Logic (March 2014), Design, Automation & Test in Europe (DATE 2014), 24-28 March 2014, Dresden, Germany [Conference Proceedings]
  45. 2013

  46. M. Taouil, S. Hamdioui, E.J. Marinissen, S Bhawmik, Impact of Mid-Bond Testing in 3D Stacked ICs1389_impact_of_midbond_testing_in_3d_stacked_ics.pdf (October 2013), 16th IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2013), 2-4 October 2013, New York, USA [Conference Paper]
  47. M. Taouil, S. Hamdioui, E.J. Marinissen, S Bhawmik, Using 3D-COSTAR for 2.5D Test Cost Optimization1388_using_3dcostar_for_25d_test_cost_optimization.pdf (October 2013), IEEE International 3D Systems Integration Conference (3DIC 2013), 2-4 October 2013, San Fransisco, USA [Conference Paper]
  48. M. Lefter, G.R. Voicu, M. Taouil, M. Enachescu, S. Hamdioui, S.D. Cotofana, Is TSV-based 3D Integration Suitable for Inter-die Memory Repair?1328_is_tsvbased_3d_integration_suitable_for_interdie_memory_r.pdf (March 2013), Design, Automation & Test in Europe Conference & Exhibition (DATE 2013), 18-22 March 2013, Grenoble, France [Conference Paper]
  49. 2012

  50. M.S. Khan, S. Hamdioui, M. Taouil, H. Kukner, P. Raghavan, F. Catthoor, Impact of Partial Resistive Defects and Bias Temperature Instability on SRAM Decoder Reliablity1338_impact_of_partial_resistive_defects_and_bias_temperature_in.pdf (December 2012), International Design & Test Symposium (IDT 2012), 15-17 December 2012, Doha, Qatar [Conference Proceedings]
  51. M. Taouil, M. Lefter, S. Hamdioui, Exploring Test Opportunities for Memory and Interconnects in 3D ICs1337_exploring_test_opportunities_for_memory_and__interconnects.pdf (December 2012), International Design & Test Symposium (IDT 2012), 15-17 December 2012, Doha, Qatar [Conference Paper]
  52. M. Taouil, S. Hamdioui, E.J. Marinissen, S Bhawmik, 3D-COSTAR: A Cost Model For 3D Stacked ICs1339_3dcostar_a_cost_model_for_3d_stacked_ics.pdf (November 2012), Third IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-Test 2012), 8-9 November 2012, Anaheim, USA [Conference Proceedings]
  53. M. Taouil, S. Hamdioui, Yield Improvement for 3D Wafer-to-Wafer Stacked Memories1341_yield_improvement_for_3d_wafertowafer_stacked_memories.pdf (August 2012), Journal of Electronic Testing: Theory and Applications (JETTA) , volume 28 , issue 4 [Journal Paper]
  54. M. Taouil, S. Hamdioui, On Optimizing Test Cost for Wafer-to-Wafer 3D Stacked ICs1296_on_optimizing_test_cost_for_wafertowafer_3d_stacked_ics.pdf (May 2012), 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 16-18 May 2012, Tunis, Tunisia [Conference Paper]
  55. 2011

  56. M. Taouil, S. Hamdioui, C.I.M. Beenakker, E.J. Marinissen, Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost92_test_impact_on_the_overall_dietowafer_3d_stacked_ic_cost.pdf (December 2011), Journal of Electronic Testing: Theory and Applications (JETTA) , volume 28, issue 1 [Journal Paper]
  57. M. Taouil, S. Hamdioui, E.J. Marinissen, On Modeling and Optimizing Cost in 3D Stacked-ICs (December 2011), IEEE 6th International Design and Test Workshop (IDT 2011), 11-14 December 2011, Beirut, Lebanon [Conference Paper]
  58. S. Hamdioui, M. Taouil, Yield Improvement and Test Cost Optimization for 3D Stacked ICs (November 2011), 20th Asian Test Symposium (ATS 2011), 20-23 November 2011, New Delhi, India [Conference Paper]
  59. M. Taouil, S. Hamdioui, E.J. Marinissen, Test Cost Modeling for 3D-Stacked ICs (September 2011), Second IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-Test), 22-23 September 2011, Anaheim, USA [Conference Paper]
  60. M. Taouil, S. Hamdioui, Layer Redundancy Based Yield Improvement for 3D Wafer-to-Wafer Stacked Memories (May 2011), 16th IEEE European Test Symposium (ETS 2011), 23-27 May 2011, Trondheim, Norway [Conference Paper]
  61. M. Taouil, S. Hamdioui, Stacking Order Impact on Overall 3D Die-to-Wafer Stacked-IC Cost (April 2011), 14th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2011), 13-14 April 2011, Cottbus, Germany [Conference Paper]
  62. M. Taouil, S. Hamdioui, E.J. Marinissen, How significant will be the test cost share for 3D Die-to-Wafer stacked-ICs? (April 2011), 6th International conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS 2011), 6-8 April 2011, Athens, Greece [Conference Paper]
  63. 2010

  64. L. Hasan, Z. Al-Ars, M. Taouil, K.L.M. Bertels, Performance and Bandwidth Optimization for Biological Sequence Alignment236_performance_and_bandwidth_optimization_for_biological_sequen.pdf (December 2010), 5th IEEE International Design and Test Workshop (IDT 2010), 14-15 December 2010, Abu Dhabi, UAE [Conference Paper]
  65. M. Taouil, S. Hamdioui, E.J. Marinissen, Test Cost Analysis for 3D Die-to-Wafer Stacking227_test_cost_analysis_for_3d_dietowafer_stacking.pdf (December 2010), 19th IEEE Asian Test Symposium (ATS 2010), 1-4 December 2010, Shanghai, China [Conference Paper]
  66. M. Taouil, S. Hamdioui, E.J. Marinissen, Impact of Test Flows on the Cost in 3D Die-to-Wafer Stacking252_impact_of_test_flows_on_the_cost_in_3d_dietowafer_stacking.pdf (November 2010), First IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-Test), 4-5 November 2010, Austin, USA [Conference Paper]
  67. M. Taouil, S. Hamdioui, J. Verbree, E.J. Marinissen, On Maximizing the Compound Yield for 3D Wafer-to-Wafer Stacked ICs249_on_maximizing_the_compound_yield_for_3d_wafertowafer_stack.pdf (November 2010), IEEE International Test Conference (ITC 2010), 2-4 November 2010, Austin, USA [Conference Paper]
  68. L. Hasan, Z. Al-Ars, M. Taouil, High Performance and Resource Efficient Biological Sequence Alignment151_high_performance_and_resource_efficient_biological_sequence.pdf (September 2010), 32nd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2010), 31 August - 4 September 2010, Buenos Aires, Argentina [Conference Paper]
  69. 2009

  70. C. van der Bok, M. Taouil, P. Afratis, I. Sourdis, The TU Delft Sudoku Solver on FPGA374_the_tu_delft_sudoku_solver_on_fpga.pdf (December 2009), International Conference on Field-Programmable Technology (FPT 2009), 9-11 December 2009, Sidney, Australia, 2nd prize FPT-2009 Design Competition Award [Conference Paper]
  71. G.K. Kuzmanov, M. Taouil, Reconfigurable Sparse/Dense Matrix-Vector Multiplier367_reconfigurable_sparsedense_matrixvector_multiplier.PDF (December 2009), International Conference on Field-Programmable Technology (FPT 2009), 9-11 December 2009, Sidney, Australia [Conference Paper]
  72. M. Taouil, A Hardware Accelerator for the OpenFoam Sparse Matrix-Vector Product347_a_hardware_accelerator_for_the_openfoam_sparse_matrixvector.pdf (May 2009), , cum laude [Msc Thesis]
Mottaqiallah Taouil