Cealert to industry

leti & li/t

Designing neuromorphic circuits with memristive technologies

<u>Christian Gamrat</u>, David Roclin, Olivier Bichler, Manan Suri, CEA, LIST & LETI, Paris-Saclay & Grenoble

Damien Querlioz, Jacques-Olivier Klein Université Paris-Sud





Intro: a brief look back at neuromorphic engineering

- Introducing the STDP learning rule
- Memristors as a synapse-like devices
 - Introducing the device synapticity
- Designing synaptic arrays
 - Impact of memristive technologies on circuits
- And now, what do we do?
 - A glimpse into possible applications, can those things really learn?

Summary



ceatech A brief history of neuro-engineering

1943 – Mc Culloch & Pitts

The formal neuron





Analog levels

Artificial neural network

1958 – F. Rosenblatt The perceptron



1970 – Minsky & Pappert



1981 – J.J. Hopfield Physics to the rescue



Ceatech 1980's Neurocomputers Galore!...

Siemens : MA-16 Chips (SYNAPSE-1 Machine)

- Synapse-1, neurocomputer with 8xM-A16 chips
- Synapse3-PC, PCI board with 2xMA-16 (1.28 Gpcs)
- Adaptive Solutions : CNAPS
 - SIMD // machine based on a 64 PE chip.
- IBM : ZISC

leti & li/1

- Vector classifier engine
- Philips : L-Neuro
 - 1st Gen 16PEs 26 MCps
 - 2nd Gen 12 PEs 720 MCps
- + Intel (ETANN), AT&T (Anna), Hitachi (WSI), NEC, Thomson (now THALES), etc...
- CEA MIND machine
 - Hybrid analog/digital: MIND-128
 - Fully digital: MIND-1024









© CEA. All rights reserved MemTDAC '14 / HiPEAC 2014

However During the 1990's

Progresses in Neuroscience demonstrated the weaknesses of the perceptron approach and introduced LTP/LTD and STDP



from Markram et al. "A history of spike-timing-dependent plasticity," in *Frontiers in Synaptic neuroscience*, Vol 3, August 2011

leti & li/t

Ceatech

Learning from neurosciencex: a STDP Primer



leti & list

Ceatech



A brief memri-story

IEEE TRANSACTIONS ON CIRCUIT THEORY, VOL. CT-18, NO. 5, SEPTEMBER 1971

507

Introduced by Leon Chua, 1971

Memristor—The Missing Circuit Element

LEON O. CHUA, SENIOR MEMBER, IEEE

Abstract—A new two-terminal circuit element—called the memristor—characterized by a relationship between the charge q(t) $\equiv f^*_{-a}$ i(r) dr and the flux-linkage q(t) $\equiv f^*_{-a}$ i(r) dr a intraduced as the fourth basic circuit element. An electromagnetic field interpretation of this relationship in terms of a quasi-static expansion of Maxwell's equations is presented. Many circuit-theoretic properties of memristors are derived. It is shown that this element exhibits some peculiar behavior different from that exhibited by resistors, inductors, or capacitors. These properties lead to a number of unique applications which cannot be realized with RLC networks alone.

Although a physical memristor device without internal power supply has not yet been discovered, operational laboratory models have been built with the help of active circuits. Experimental results are presented to demonstrate the properties and potential applications of memristors.



Vol 453 1 May 2008 doi:10.1038/nature06932

Revisited by Strukov et al., 2008

The missing memristor found

Dmitri B. Strukov¹, Gregory S. Snider¹, Duncan R. Stewart¹ & R. Stanley Williams¹

Anyone who ever took an electronics laboratory class will be fami-
liar with the fundamental passive circuit elements: the resistor, the
capacitor and the inductor. However, in 1971 Leon Chua reasoned
from symmetry arguments that there should be a fourth fun-
damental element, which he called a memristor (short for memory
resistor)1. Although he showed that such an element has many
interesting and valuable circuit properties, until now no one has
presented either a useful physical model or an example of a mem-
ristor. Here we show, using a simple analytical example, that mem-

propose a physical model that satisfies these simple equations. In 1976 Chua and Kang generalized the memristor concept to a much broader class of nonlinear dynamical systems they called memristive systems²³, described by the equations

-	$v = \mathcal{R}(w, i)i$	(3)
	$\frac{\mathrm{d}w}{\mathrm{d}t} = f(w, i)$	(4)

JOURNAL OF APPLIED PHYSICS

nature

I FTTFRS

VOLUME 33, NUMBER 9

SEPTEMBER 1962

Spotted way back...

Low-Frequency Negative Resistance in Thin Anodic Oxide Films

T. W. HICKMOTT General Electric Research Laboratory, Schenectady, New York (Received February 5, 1962)

leti & list

© CEA. All rights reserved MemTDAC '14 / HiPEAC 2014

17

Ceatech The meeting of Memristors & STDP

First Proposed by Snider(1)



- 1. G. Snider, Nanoscale Architectures, 2008
- 2. B. Linares-Barranco and T. Serrano-Gotarredona, *Nature Precedings*, 2009



Ceatech STDP experimental demonstration

U. Michigan, Lu group demonstration

¹ Jo, S.H. et al. Nanoscale Memristor Device as Synapse in Neuromorphic Systems. *Nano Letters* (2010).





Demonstration on PC memory by Wong group, Stanford

D. Kuzum et al, "Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing," *Nano Letters*, 2011

Demonstrated on NOMFET devices

F. Alibart et al. "A Memristive Nanoparticle/Organic Hybrid Synapstor for Neuroinspired Computing," Advanced Functional Materials, vol. 22, no. 3, pp. 609–616, 2012.





ceatech The realm of memristive technologies

- Metal Oxide devices (OxRAM)
 - Bipolar
 - A wide variety of materials: TiO2, HfO2, VO2,
- Nanoparticle Organic Memory FET(NOMFET)
 - Transistor like, Low retention time
- Phase Change Memory (PCM)
 - Unipolar -> cumulative in 'SET' direction only
 - "High" programming voltage
- Conductive Bridge memory(CBRAM)
 - Binary
 - Only set with current compliance is Multi-level

















Memristive Device Properties

Polarity

- Bipolar devices: OxRAM
- Unipolar devices: PC RAM
- **—** Bipolar/binary : CBRAM



Basic properties of synapse-like candidate

Cumulativity -> keeps NV memory of state





Designing for bipolar devices



Ceatech

Designing for unipolar devices

PCM is typically unipolar due to its physics



Ceatech



It requires a specific 2-PCM circuits





- Emulate an "ideal" synapse with PCM
 - Use 2 PCM both in gradual crystallization

Implement a refresh protocol to avoid saturation



CBRAM: a binary device

- CBRAM is a typical binary device
- Bipolar
 - - Creation of a filament
 - -Vreset = -1,5V = RESET
 - Destruction of the filament
- Binary (w/o I compliance)
 - Low resistance state (≈4,5k Ω)
 - High resistance state (\approx 10M Ω)





Fig. 1: CBRAM device in BEOL. The CBRAM consists in Metal - Insulator - Metal (MIM) structure with Transition Metal Oxide (TMO) sandwiched between TE and BE contacts. It co-habitats with a via between BEOL metal levels. Here it is in BEOL integrated with Front End Of Line (FEOL) select transistor in a standard CMOS process flow.



[1] Reyboz, M.; Onkaraiah, S.; Palma, G.; Vianello, E.; Perniola, L., "Compact model of a CBRAM cell in Verilog-A," *Non-Volatile Memory Technology Symposium (NVMTS), 2012*





Stochasticity !

By using probabilistic programming, the synapse will reflect the overall result on a long term learning process

Intrinsic : Weak programming pulse

A weak pulse has a given probability to switch the device

Extrinsic: Pseudo-Random number generator

We control the probability to send a pulse

leti & list



Stochastic STDP

Stochastic learning + Monte Carlo simulation











What kind of applications for such circuits?

Can they really learn?

Some interesting results...



© CEA. All rights reserved MemTDAC '14 / HiPEAC 2014

19

A dog with 2 synapses!



eti & Li/t



¹O. Bichler, W. Zhao, F. Alibart, S. Pleutin, S. Lenfant, D. Vuillaume, C. Gamrat, "Pavlov's Dog Associative Learning Demonstrated on Synapticlike Organic Transistors", Neural Computation, 2012

² Pershin, Y.V. & Di Ventra, M. "Experimental demonstration of associative memory with memristive neural networks." Arxiv *0905.2935* (2009).

10

NABAB

50

50

Ceatech A pretty realistic application example





Weights Evolution During Learning

Recorded stimuli

Ceatech



Synaptic maps for 4 neurons on the first layer







Learning with stochastic STDP on CBRAM

Learning of auditory pattern (3 CBRAM/synapse)





AER EAR2

AER EAR2 silicon cochlea Shih-Chii Liu and Tobi Delbruck

Pattern classification Recognition rate MNIST database: 72% with 5 CBRAM/synapse



Results : D. Querlioz (IEF)



Wrap up

Synaptic-like devices



Memristive technologies

leti & list



Objectif : Exploiter la physique des nano-dispositifs mémoire pour obtenir une densité d'intégration synaptique et une efficacité énergétique inégalées pour réaliser des fonctions cognitives dans des systèmes embarqués et des senseurs intelligents





- For each families of memristive devices there exist design solutions
 - Probabilistic equivalent of STDP for binary devices are possible
- A new Neuro-engineering approach combining
 - A spike based coding scheme
 - Unsupervised learning rule based on STDP
 - An implementation technology based on memristive devices
 - Implementing STDP learning right from its physics
- Potential
 - Memristive devices can also be exploited as std NV memories -> ideas...
 - A promising way for **low power embedded cognitive functions**
- Still a lot of work ahead
 - Architecture and design questions: Xbar vs Matrix?
 - Which technology will be the right one?

leti & li/t

Last, but certainly not least....

Many thanks to those without whom this would not be

@ our end

- David Roclin,
- Olivier Bichler

@ LETI

- Barbara de Salvo,
- Manan Suri

@ CNRS, IEMN, Lille

- Dominique Vuillaume
- Fabien Allibart

@ Université Paris-Sud

- Jacques Olivier Klein
- Damien Querlioz
- Weisheng Zhao

@ CNRS, Toulouse

- Simon Thorpe

leti & list

Our Funding Sources :

- FP7 Framework
- Agence Nationale de la Recherche
- Université Paris-Saclay







Thank you!







leti Centre de Grenoble

17 rue des Martyrs

38054 Grenoble Cedex

list Centre de Saclay

Nano-Innov PC 172 91191 Gif sur Yvette Cedex

$E_{\text{Synaptic learning}} = E_{\text{RESET total}} + E_{\text{SET total}}$ P_{System} = E_{Synaptic learning} / Learning time 1.E+06 7,E+05 I reset -4.E+05 I set 2 E+05 **GST** Devices 1 E+05 1.E+05 $E_{reset/spike} = 1552 \text{ pJ}$ $E_{set/spike} = 121 \text{ pJ}$ Area Current (nA) 1.E+04 (nm²) Reference 2.54 Jiale, VLSI 2011 28.26 Feng, Science 2011 127.5 112 μW I.S.Kim, VLSI 2010 system = 1.E+03 400 Pirovano, ESSDRC 2007 5.E+02 487.5 D.H.Im, IEDM 2008 500 W.S.Chen, IEDM 2007 707 Y.Sasago, VLSI 2006 1.E+02 1257 Breitwisch, VLSI 2007 1963 J.I.Lee, VLSI 2007 3000 Pellizzer, VLSI 2006 **PCM Current Scaling Trend** 4000 Y.H.Ha, VLSI 2003 1.E+01 100 1000 10000 1 10 Contact Area (nm²) P_{System} could go as low as 20 nW !!

M. Suri et al. "Phase Change Memory as Synapse for Ultra-Dense Neuromorphic Systems: Application to Complex visual pattern extraction", IEDM 2011, Washington, December 2011

Power Estimation with PCM Synapstors

leti & list

Ceatech

(Car Detection App)

Memristive Devices Principle Ceatech Important steps Undoped First theoretical study¹ Doped $\frac{dx}{dt} = f(x,i)$ v = R(x,i)i\$ 0.5 Undoped 0.0 0.4 0.0 0.1 0.2 0.3 0.5 0.6 0.0 0.3 0.4 0.5 0.1 0.2 0.6 Time (x103) Time (x103) First link between a physical Doped: -----device and the theory² nt (x10-3) 0 **STDP** learning FILM 3 RONWID ROFFWID -10 -1.0-0.5 -0.5 0.0 1.0 0.0 0.5 1.0 -1.00.5 Voltage Voltage Metal (M_{x+1} layer) R $+\Lambda\Lambda\Lambda_{-}$ <u>dR</u> dt $-V_{th'}$ MIM Electrodes V_{th} Insulator • Oxide • Solid electrolytic Crossbar Organic material (University of Michigan) Metal (M_x layer) Nonlinear characteristic

¹L. Chua and S. Kang, *Proceedings of the IEEE*, 1976 ²D. Strukov et al., *Nature*, 2008



required for STDP!